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Development of a Planarization Process for the
Fabrication of ffl-V on Silicon Esaki Diodes
Michael J. Barth

Abstract—Esaki diodes are tunnel diodes with a very abrupt and
degenerately doped PN junction. This abrupt junction causes the
conduction bands to overlap, thus allowing for tunneling when a
small bias is applied. 111-V on silicon Esaki tunnel diodes offer
higher performance at lower power supplies compared to silicon.
A vertical mesa etch is used to isolate the Esaki devices from each
other. The etch results in a significant undercut below the gold
contact which can cause issues with electrical testing. When
probed the gold contact can short to the substrate. The solution
to this is the addition of a dielectric layer around the tunnel
diode. The dielectric layer will reduce the topography variation
caused by the mesa etch and prevent the metal contact from
shorting to the surface. Bisbenzocyclobutene (BCB) is a spin on
polyimide with a low dielectric constant (k = 2.5) and a high
degree of planarization.
The development of BCB planarization process allows for
better electrical testing of the Esaki diodes. Further, this BCB
planarization process can be incorporated into e-beam
lithography process and utilized in the fabrication of Tunneling
Field Effect Transistors (TFET) and Heterojunction Bipolar
Transistors.

undercut is an uneven topography that can cause the metal
contact layer to short the diode to the substrate. Figure 1
shows two Ill-V Esaki diodes fabricated RIT. The diode to the
left shows a gold contact on top of a mesa, with severe
undercut. The diode to the right shows another diode where
the undercut topography variation has caused the gold contact
to break off of the diode mesa and short to the substrate
surface.

Index Terms— Esaki Diodes, Bisbenzocyclobutene (BCB)
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industry is nearing the limits of silicon scaling. With ever
smaller feature sizes and more transistors per device,
traditional silicon scaling is approaching a wall. That wall is
power. With increase in the number of gates per chip, power
consumption has become a critical design factor. To overcome
these power challenges recent research has been focused on
alternative semiconductor materials such as Ill-V compound
semiconductors. Ill-V compound semiconductors offer the
advantage of good low and high field electron transport
properties. While the Ill-V semiconductors offer improved
device performance there are many more production
challenges associated with them when compared with silicon.
Ill-V compound semiconductors are more expensive and
difficult to process than silicon substrates. Recent research has
focused on incorporating the benefits associated with 111-V
semiconductor with silicon substrates.
The incorporation of Ill-V semiconductors on silicon
substrates presents several fabrication challenges. The
fabrication Ill-V based Esaki tunnel diodes on silicon
substrates utilizes an etch process to isolate individual devices.
This isolation etch or mesa etch results in a significant
undercut bellow the contact metal layer. The result of this

Fig 1. SEM Image of Esaki Diode Left- Esaki Diode with Undercut Mesa;
Right- Esaki Diode Where Gold Contact has shorted to the Substrate (1)

A dielectric layer is needed to reduce to topography
variation caused by the mesa etch and prevent the metal
contact from shorting the diode to the surface.

II. THEORY
Esaki diodes are tunnel diodes with a very abrupt and
degenerately doped PN junction. The abrupt junction causes
the conduction bands of the two doped regions to overlap.
This overlap allows for tunneling between the two regions
when a small biased is applied. An applied reverse bias on the
Esaki diode results in Zener tunneling. When a forward bias is
applied there is a tunneling component where the current
increases with forward bias. At a certain point the current
drops as forward bias is increased. The max current value
before the current begins to decrease, is referred to as the peak
tunneling current. The current continues to degrade as the
voltage is increased until the forward applied bias reaches a
certain value where the current will begin to increase again.
The minimum current before the current begins to increase
again is referred to as the valley current. The region where
forward biased is increased yet the current decreases is
referred to as negative differential resistance. Negative
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differential resistance is a key characteristic of an Esaki diode.
In this region of negative differential resistance, tunneling is
the main current transport mechanism. The current decreases
as forward bias is applied due to the conduction bands passing
each other as the forward bias is increased. As the conduction
bands separate from each other the degree of tunneling
decreases. Following the valley point diffusion current is the
current transport mechanism. Figure 2 shows these different
regions of operation for an Esaki diode as current is plotted
against voltage.
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Fig 2. SEM Image Esaki Diode Regions of Operation.

Esaki diode performance is evaluated utilizing the
Peak to Valley Current Ratio (PVCR). A high PVCR is
desirable for logic applications and noise margin performance.
The higher the PVCR the more robust a device is against noise
in the input signal. For logic applications a PVCR of 2.0 is
needed. The PVCR is the ratio of the peak tunneling current to
the lowest tunneling current when forward bias is applied to
an Esaki diode. Equation 1 shows the equation used to
calculate PVCR.

PVCR=~~L
Iv

(1)

As seen in Figure 2, the peak tunneling current is the max
current at the onset of negative differential resistance; the
valley current is the current level when diffusion currents
begin to be responsible for carrier transport. CulTent density is
another parameter used to analyze and compare different
Esaki diode. Equation 2 shows the calculation of current
density.
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The current density is equal to the current through the diode
over the area of the diode. The current density can be used to
normalize electrical performance and compare different sized
Esaki diodes.
Esaki diodes have been fabricated in germanium and
in
silicon semiconductor material
systems.
Ill-V
semiconductors combine a group III element with a group V
element to form a compound semiconductor. Ill-V compound
semiconductors offer improved device performance over other
material systems due to their excellent high and low field
electron transport properties. The electron velocity for 111-V
semiconductors is higher than that of silicon. The result of
which is ultra fast switching speeds at lower supply voltages.
Lower supply voltages equate to less power. While Ill-V
semiconductors offer improved device performance there are
limitations to their development. The crystal structure of ITT-V
semiconductors is very weak when compare to silicon. This
weak structure limits Ill-V semiconductors to substrate sizes
up to 100mm in diameter. Furthermore Ill-V semiconductors
are more expensive and rare than other semiconductor
materials like silicon. Silicon is the second most abundant
element on the Earth; the rarity of Ill-V semiconductors makes
them cost up 16 times more than silicon. Integrating 111-V
semiconductors with silicon substrates via epitaxial growth
allows for the combination of improved device performance
with strength, larger size substrates and processing capability
of silicon.
TnGaAs is an 111-V semiconductor that has been used
to fabricate Esaki Diodes on silicon substrates. A mesa etch is
utilized to isolate individual Esaki diodes from each other. The
isolation etch process uses sulfuric acid and hydrochloric acid
to etch away the InGaAs layer not masked by a gold contact.
However this isolation etch has a relativity low degree of
anisotropy. The InGaAs layers under the gold contact, which
compose the Esaki diode, are partially etched. This
undercutting of the material results in the possibility of the
gold contact shorting the diode to the substrate. Furthermore
the device sidewalls are exposed by the etch process. These
exposed sidewalls can create chemically active dangling bonds
and introduce surface states. These defects can lead to leakage
and long-term device stability issues (2). Benzocyclobutene
(BCB) layers have been used in Ill-V semiconductor
fabrication to provide a planarization layer and provide
passiviation of the sidewalls (2).
BCB has a dielectric constant of 2.5, which is lower
than dielectric constant for silicon dioxide of 3.9. However the
silicon dioxide on Ill-V semiconductors requires a Chemical
Vapor Deposition (CVD) step. The CVD process used to
deposit silicon dioxide can lead to stress on the Esaki diode.
BCB is spin coat process with a low temp thermal cure
process. The spin coat and thermal cure process can be
adjusted to optimize stress on the Ill-V Esaki diode. Stress can
induce strain on the diode thus effecting channel performance
in the device.
BCB layers are generally applied through a spin
coating process followed by a curing step. The spin coating
process is one of the key factors to BCB planarization
properties. Varying the spin speed affects the thickness of the
polyimide coating. The higher the spin speed the lower the
thickness of the polyimide. BCB is a polyimide composed of
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oligmers. When the BCB is heated during a post applicationbaking step these oligmers crosslink causing the BCB to cure
(3).
The ability of the polyimide layer to reduce the
surface topography and planarize a surface is given by the
Degree of Planarization (DOP) as seen in Equation 3 (4)
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III. FABRICATION PROCESS
The initial stage of the process development focused
on device isolation. The device isolation etch using
H2S04/H2O2/H20 (1:8:80) was characterized on three Ill-V on
Silicon substrates as well as an InP substrate. Figure 3 shows
the substrates that were studies as part of this experiment. The
initial devices were defined using the Karl Suss MA55 for
contact lithography with HPR5O4 serving as an etch mask. A
screening experiment was preformed analyzing etch depth
versus etch time. Profilometer measurements and SEM cross
sections were taken to extract etch rate and undercut profile
data.
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Where H2 is the final step height of the topography features
following planarization while H1 is the initial step height of the
feature. The degree of planarization is affected by spin speed
(5)and the variable factors including molecular weight,
backbone rigidity, cure mechanisms, solvent volatility,
solution viscosity, solids content, feature dimensions,
processing and cure conditions(3). A single coat of BCB
offers an average degree of planarization of 84% (3). A twocoat application increases the degree of planarization to an
average of 96% (3).
The BCB planarization process results in a significant
amount of BCB overburden. This overburden is a thick layer
that is on top of the isolated device mesa. To make contact to
the Esaki diode this overburden needs to removed up-to the
top of the mesa. A Reactive Ion Etch RIE process is utilized to
etch back the BCB and expose the top of the isolated device.
The chemistry used for this RIE process is typically fluorine
based. A common etch process utilizes 5:1 02/SF6 (5).
Another etch chemistry that can be used is an 80% 02 20%
CF4 mixture (3). Fluorine helps to attack the silicon based
BCB and increase the etch rate. Using oxygen plasma without
a fluorine component for the RIE can result in undesirable
amorphous silicon oxide forming on the surface of the BCB.
As a result of this the etching process becomes self
passivating, and the etch rate slows down and eventually
stops. The resulting Si02 layer is brittle and can lead to
cracking of the BCB film(6).
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Fig. 3. 111-V on silicon tunnel diode substrates structure.

Following the isolation etch characterization the BCB
deposition process was optimized. The CSC hand spinner was
used for the coating of the Ill-V on Si substrates with the BCB
polyimide. The BCB was applied at 1000 rpm for one minute
yielding a BCB thickness of 2.5 microns. The curing bakes
were performed using hotplate at 180°C for one minute
followed by a 250°C bake in the Blue M oven for one hour.
Profilometer measurements and SEM cross-sections were used
to analyze the BCB deposition process for film thickness and
degree of planarization.
The next stage of the project involved the development of
the plasma etch of the BCB layer. The gas mixture, pressure
and power parameters of the plasma etch were optimized to
create a uniform and controlled etch. The LAM 490 Plasma
Etcher was used to etch the BCB in a SF6/O2 plasma. A full
factorial DOE consisting of 27 runs was preformed to
optimize 02 flow, SF6 flow and RF power.
A lift of resist process was used for the metallization
step. Two layers of LOR5A lift off resist were coated followed
by an HPR 504 top coat. A Karl Suss MASS contact aligner
was utilized to align the metal mask to the previously etched
mesa. Following alignment, exposure, and develop, gold was
deposited via thermal evaporation. The excess gold was then
lifted off using Nanoremover PG.
The final stage of the project combined all of the
optimized process parameters for device isolation etch, BCB
deposition, BCB etching, and metallization to build functional
Esaki Diodes. Following this the Esaki diodes were
electrically tested and compared to previous Esaki Diodes on
111-V substrates without BCB planarization layer fabricated at
Rochester Institute of Technology. Figure 4 summarizing the
Esaki diode fabrication process including the planarization
process.
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Fig. 4: Esaki diode fabrication with BCB planarization: (a) Define the Esaki
diodes via lithography, (b) isolate the individual devices via chemical etching
H2S04/H202/H20 (1:8:80), (c) seal the devices using a spin on BCB and cure
bake (d) etch back the polymer past the top of the Esaki diode in SFJO2
plasma (e) coat with LOR resist and then a top coat of HPR 504, (f) second
lithography layer defining contacts then deposit gold, (g) lift off the remaining
gold leaving completed diodes.

Fig. 6. SEM- cross section of mesa etched in to TD 4. Etch time was 40
seconds. Sample etched in H2S04/H202/H20 (1:8:80).

The etch attacking the different layers of the device at
different rates leads to this unique hour glass etch profile.
Further seen in the SEM cross-section is the pn junction of the
Esaki diode. The pn junction is at the top 80 nm of the device.
In the SEM cross section this pn junction is the white region
on top of the mesa. This over etch past the pn junction
indicates that the etch can be limited to 10 seconds. This
reduced etch time will isolate the pn junction while
minimizing the undercut and initial topography variation
caused by the etch

IV. PROCESS RESULTS
A. Device Isolation Etch
The device isolation etch using H2S04/H202/H20 (1:8:80)
was characterized on three Ill-V on Silicon substrates as well
as an InP substrate. Figure 5 shows the extracted etch depth
versus etch time. The etch rate was found to vary with the
layer of the device. The substrates have multiple different
layers of Ill-V material. These layers differ in doping and
concentration of In and Ga. The result of this that one layer of
the device may etch at a greater rate than another.

B.BCB Etch
The BCB was etch in an oxygen fluorine plasma in the
LAM 490. A full factorial DOE was performed to optimize
SF6 gas flow, 02 gas flow and RF power, for a slow and
controlled etch rate. This yielded an optimized uniform BCB
etch with an etch rate of 280 nmlmin. This optimized recipe
has the following parameters; pressure of 325 mTorr, RF
power of 100 W, a gap spacing of 1.5 cm, 02 Flow of 100
sccms, SF6 Flow of 100 sccm
C. Fully Fabricated Esaki Diodes with BCB planarization.
Using the optimized etch conditions an Esaki diode was
fully fabricated utilizing BCB. Figure 7 shows an SEM crosssection of an Esaki diode with BCB layer
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Fig. 5. Etch time versus etch depth for tunnel diode structures studied

This difference in etch rates is apparent in SEM crosssections. Figure 6 shows an SEM cross-section of TD4.
Fig. /. iu.~ cross-section. it..~ HUB ~...s in around the mesa and is planar to
the top of the mesa. The BCB supports the gold contact that extends out form
the mesa.
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V. CONCLUSION
The BCB planarization process has been shown to isolate
and support the gold contact. Since Ill-V materials are dopants
in silicon, there is a risk of tool contamination in a silicon
based fabrication. BCB allows for a planarization and
dielectric process without the use of contamination sensitive
tools. The BCB planarization process can be used with optical
and e-beam lithography processes and adapted for use in the
fabrication of Tunneling Field Effect Transistors (TFET) and
Heterojunction Bipolar Transistors.
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